

SeaHorn: Software Model Checking with SMT and AI

Arie Gurfinkel

Department of Electrical and Computer Engineering
University of Waterloo
Waterloo, Ontario, Canada

<http://ece.uwaterloo.ca/~agurfink>




based on work with Teme Kahsai, Jorge Navas, Anvesh Komuravelli, Jeffrey Gennari, Ed Schwartz, and many others

...



Automated (Software) Verification

Program and/or model



Alan M. Turing. 1936: "Undecidable"

Alan M. Turing. "Checking a large routine" 1949

How can one check a routine in the sense of making sure that it is right?

programmer should make a number of definite assertions which can be checked individually, and from which the correctness of the whole programme easily follows.

Automated Software Analysis

Model Checking



[Clarke and Emerson, 1981]



[Queille and Sifakis, 1982]

Abstract Interpretation




[Cousot and Cousot, 1977]

Symbolic Execution



[King, 1976]



<http://seahorn.github.io>

**Temesghen
Kahsai
(Amazon)**

**Jorge Navas
(SRI)**



<http://seahorn.github.io>

Automated Verification


Deductive Verification

- A user provides a program and a verification certificate
 - e.g., inductive invariant, pre- and post-conditions, function summaries, etc.
- A tool automatically checks validity of the certificate
 - this is not easy! (might even be undecidable)
- Verification is manual but machine certified

Algorithmic Verification

- A user provides a program and a desired specification
 - e.g., program never writes outside of allocated memory
- A tool automatically checks validity of the specification
 - and generates a verification certificate if the program is correct
 - and generates a counterexample if the program is not correct
- Verification is completely automatic – “push-button”

Algorithmic Logic-Based Verification



SeaHorn Usage

Example: in test.c, check that **x is always greater than or equal to y**

test.c

```
extern int nd();
extern void __VERIFIER_error() __attribute__((noreturn));
void assert (int cond) { if (!cond) __VERIFIER_error (); }
int main(){
    int x,y;
    x=1; y=0;
    while (nd ())
    {
        x=x+y;
        y++;
    }
    assert (x>=y);
    return 0;
}
```

SeaHorn command:


```
-> sea pf test.c
```



SeaHorn result:

```
SEAHORN
-----
PROPERTY (line 12) | TRUE
-----
TIME(ms)           | 0.06
```

SeaHorn Workflow



SeaHorn workflow components

Code Under Analysis (CUA)

- code being analyzed. Device driver, component, library, etc.

Verification Environment

- stubs for the environment with which CUA interacts
- e.g., libc, memcpy, malloc, OS system calls, user input, socket, file, ...

Property Checker

- static instrumentation of a program with a monitor that indicates when an error has happened
- similar to dynamic sanitizers, but can use verifier-specific API to perform symbolic actions
- property spec is specific to a property checker

Verification Problem

- a prepared instance of program with embedded assertions, potentially simplified by abstracting away irrelevant parts of execution

Test Gen

- generates a test harness that includes all stubs and stimuli to guide CUA to a property failure discovered by the verifier

Developing a Static Property Checker

A static property checker is similar to a dynamic checker

- e.g., clang sanitizer (address, thread, memory, etc.)

A significant development effort for each new property

- new specialized static analyses to rule out trivial cases
- different instrumentations have affect on performance

Developed by a domain expert

- understanding of verification techniques is useful (but not required)
- 3-6 month effort for a new property
 - but many things can be reused between similar properties
 - e.g., memory safety, null-dereference, taint checking, use-after-free, etc.


SeaHorn property checkers:

- memory safety (out of bound uses, null pointer)
 - ongoing work to improve scalability and usability
- taint analysis (being developed by Princeton)



DEMO


Architecture of Seahorn



Crab Abstract Interpretation Library

Crab – Cornucopia of Abstract Domains

- Numerical domains (intervals, zones, boxes)
- 3rd party domains (apron, elina)
- arrays, uninterpreted functions, null, pointer



Language independent core with plugins for LLVM bitcode

- fixedpoint engine
- widening / narrowing strategies
- **crab-llvm** : integrates LLVM optimizations and analysis of LLVM bitcode

Support for inter-procedural analysis

- pre-, post-conditions, function summaries

Extensible, publicly available on GitHub, open C++ API

Crab Abstract Domains

Numerical Domains

- interval with congruence: $0 \leq x \leq 10 \ \&\& \ x \bmod 2 == 0$
- zone: $x - y \leq k$
- non-convex
 - DisIntervals: $x \leq -1 \ || \ x \geq 1$
 - Boxes: Boolean combinations of intervals

Symbolic Domains

- numeric domains extended with uninterpreted functions
- $0 \leq x \leq 10 \ \&\& \ y == f(\dots) \ \&\& \ z == f(\dots) \rightarrow 0 \leq x \leq 10 \ \&\& \ y = z$


Array Domains

- array smashing: common properties of all array cells
- array graph domain:

Domains from Apron and Elina 3rd party libraries

- octagons, polyhedra, etc.

Architecture of Crab and Crab-Llvm



SeaHorn Memory Model

Block-based memory model

- each allocation (malloc/alloca/etc) creates a new object
- a pointer is a pair (id,off), called cell, where id is an object identifier and off is a positive numeric offset
- similar to the C memory model

Abstract Memory Model

- the number of allocation regions is finite
- allocation site is used as an object identifier
- custom pointer-analysis is used to approximate abstract points to graph

Pointer Analysis: Sea-DSA

- unification-based (like LLVM-DSA)
- context-, field-, and array-sensitive

SeaHorn Philosophy

Build a state-of-the-art Software Model Checker

- useful to “average” users
 - user-friendly, efficient, trusted, certificate-producing, ...
- useful to researchers in verification
 - modular design, clean separation between syntax, semantics, and logic, ...

Stand on the shoulders of giants

- reuse techniques from compiler community to reduce verification effort
 - SSA, loop restructuring, induction variables, alias analysis, ...
 - static analysis and abstract interpretation
- reduce verification to logic
 - verification condition generation
 - Constrained Horn Clauses

Build reusable logic-based verification technology

- “SMT-LIB” for program verification

Logic-based Program Verification

Low-Level Bounded Model Checking (BMC)

- decide whether a low level program/circuit has an execution of a given length that violates a safety property
- effective decision procedure via encoding to propositional SAT


High-Level (Word-Level) Bounded Model Checking

- decide whether a program has an execution of a given length that violates a safety property
- efficient decision procedure via encoding to SMT

What is an SMT-like equivalent for Safety Verification?

- Logic: SMT-Constrained Horn Clauses
- Decision Procedure: Spacer / GPDR
 - extend IC3/PDR algorithms from Hardware Model Checking


Inductive Invariants



System S is safe iff there exists an inductive invariant **Inv**:

- **Initiation:** $\text{Initial} \subseteq \text{Inv}$
- **Safety:** $\text{Inv} \cap \text{Bad} = \emptyset$
- **Consecution:** $\text{TR}(\text{Inv}) \subseteq \text{Inv}$ i.e., if $s \in \text{Inv}$ and $s \rightsquigarrow t$ then $t \in \text{Inv}$

Inductive Invariants



System S is safe iff there exists an inductive invariant **Inv**:

- **Initiation:** $\text{Initial} \subseteq \text{Inv}$
- **Safety:** $\text{Inv} \cap \text{Bad} = \emptyset$
- **Consecution:** $\text{TR}(\text{Inv}) \subseteq \text{Inv}$ i.e., if $s \in \text{Inv}$ and $s \rightsquigarrow t$ then $t \in \text{Inv}$

System S is safe if $\text{Reach} \cap \text{Bad} = \emptyset$

Symbolic Reachability Problem

$$P = (V, \textit{Init}, \textit{Tr}, \textit{Bad})$$

P is UNSAFE if and only if there exists a number N s.t.

$$\textit{Init}(X_0) \wedge \left(\bigwedge_{i=0}^{N-1} \textit{Tr}(X_i, X_{i+1}) \right) \wedge \textit{Bad}(X_N) \not\Rightarrow \perp$$

P is SAFE if and only if there exists a *safe inductive invariant* \textit{Inv} s.t.

$$\left. \begin{array}{l} \textit{Init} \Rightarrow \textit{Inv} \\ \textit{Inv}(X) \wedge \textit{Tr}(X, X') \Rightarrow \textit{Inv}(X') \\ \textit{Inv} \Rightarrow \neg \textit{Bad} \end{array} \right\} \begin{array}{l} \text{Inductive} \\ \text{Safe} \end{array}$$

Constrained Horn Clauses (CHC)

A Constrained Horn Clause (CHC) is a FOL formula of the form

$$\forall V . (\phi \wedge p_1[X_1] \wedge \dots \wedge p_n[X_n] \rightarrow h[X]),$$

where

- A is a background theory (e.g., Linear Arithmetic, Arrays, Bit-Vectors, or combinations of the above)
- ϕ is a constrained in the background theory A
- p_1, \dots, p_n, h are n-ary predicates
- $p_i[X]$ is an application of a predicate to first-order terms

Horn Clauses for Program Verification

$\epsilon_{out}(x_0, w, \epsilon_o)$, which is an entry point into successor edges. with the edges are formulated as follows:

$$\begin{aligned} p_{init}(x_0, w, \perp) &\leftarrow x = x_0 && \text{where } x \text{ occurs in } w \\ p_{exit}(x_0, ret, \top) &\leftarrow \ell(x_0, w, \top) && \text{for each label } \ell, \text{ and re} \\ p(x, ret, \perp, \perp) &\leftarrow p_{exit}(x, ret, \perp) \\ p(x, ret, \perp, \top) &\leftarrow p_{exit}(x, ret, \top) \\ \ell_{out}(x_0, w', e_n) &\leftarrow \ell_{in}(x_0, w, e_i) \wedge \neg e_i \wedge \neg wlp(S, \neg(e_i = \end{aligned}$$

5. incorrect :- Z=W+1, W ≥ 0, W+1 <
read(A, W, U), read(A, 2

6. p(I1, N, B) :- 1 ≤ I, I < N, D = I - 1, I1 = I + 1. V = U + 1.
read(A, D, U), write(A

7. p(I, N, A) :- I = 1. N > 1.

De Angelis et al. Verifying Array
Programs by Transforming
Verification Conditions. VMCAI'14

Weakest Preconditions If we apply Boogie directly we obtain a translation from programs to Horn logic using a weakest liberal pre-condition calculus [26]:

$$\text{ToHorn}(\text{program}) := wlp(\text{Main}(), \top) \wedge \bigwedge_{\text{decl} \in \text{program}} \text{ToHorn}(\text{decl})$$

$$\text{ToHorn}(\text{def } p(x) \{S\}) := wlp \left(\begin{array}{l} \text{havoc } x_0; \text{assume } x_0 = x; \\ \text{assume } p_{pre}(x); S, \end{array} p(x_0, ret) \right)$$

$$wlp(x := E, Q) := \text{let } x = E \text{ in } Q$$

$$wlp(\text{if } E \text{ then } S_1 \text{ else } S_2, Q) := wlp(((\text{assume } E; S_1) \square (\text{assume } \neg E; S_2)), Q)$$

$$wlp((S_1 \square S_2), Q) := wlp(S_1, Q) \wedge wlp(S_2, Q)$$

$$wlp(S_1; S_2, Q) := wlp(S_1, wlp(S_2, Q))$$

$$wlp(\text{havoc } x, Q) := \forall x. Q$$

$$wlp(\text{assert } \varphi, Q) := \varphi \wedge Q$$

$$wlp(\text{assume } \varphi, Q) := \varphi \rightarrow Q$$

$$wlp(\text{while } E \text{ do } S, Q) := \text{inv}(w) \wedge$$

$$\forall w. \left(\begin{array}{l} ((\text{inv}(w) \wedge E) \rightarrow wlp(S, \text{inv}(w))) \\ \wedge ((\text{inv}(w) \wedge \neg E) \rightarrow Q) \end{array} \right)$$

To translate a procedure call $\ell : y := q(E); \ell'$ within a procedure p , create the clauses:

$$p(w_0, w_4) \leftarrow p(w_0, w_1), \text{call}(w_1, w_2), q(w_2, w_3), \text{return}(w_1, w_3, w_4)$$

$$q(w_2, w_2) \leftarrow p(w_0, w_1), \text{call}(w_1, w_2)$$

$$\text{call}(w, w') \leftarrow \pi = \ell, x' = E, \pi' = \ell_{q_{init}}$$

$$\text{return}(w, w', w'') \leftarrow \pi' = \ell_{q_{exit}}, w'' = w[\text{ret}'/y, \ell'/\pi]$$

Bjørner, Gurfinkel, McMillan, and Rybalchenko:
Horn Clause Solvers for Program Verification

Horn Clauses for Concurrent / Distributed / Parameterized Systems

For assertions R_1, \dots, R_N over V and E_1, \dots, E_N over V, V' ,

- CM1 : $\text{init}(V) \rightarrow R_i(V)$
 CM2 : $R_i(V) \wedge \rho_i(V, V') \rightarrow R_i(V')$
 CM3 : $(\bigvee_{i \in 1..N \setminus \{j\}} R_i(V) \wedge \rho_i(V, V')) \rightarrow E_j(V, V')$
 CM4 : $R_i(V) \wedge E_i(V, V') \wedge \rho_i^-(V, V') \rightarrow R_i(V')$
 CM5 : $R_1(V) \wedge \dots \wedge R_N(V) \wedge \text{error}(V) \rightarrow \text{false}$

multi-threaded program P is safe

Rybalchenko et al. Synthesizing Software Verifiers from Proof Rules. PLDI'12

- (initial) $\text{init}(g, x_1) \wedge \dots \wedge \text{init}(g, x_n) \rightarrow \text{Inv}(g, \ell_{\text{init}}, x_1, \dots, \ell_{\text{init}}, x_k)$
 (inductive) $\text{Inv}(g, \ell_1, x_1, \dots, \ell_i, x_i, \dots, \ell_k, x_k) \wedge s(g, x_i, g', x'_i) \rightarrow \text{Inv}(g', \ell_1, x_1, \dots, \ell'_i, x'_i, \dots, \ell_k, x_k)$
 (non-interference) $\text{Inv}(g, \ell_1, x_1, \dots, \ell_k, x_k) \wedge \text{Inv}(g, \ell^\dagger, x^\dagger, \ell_2, x_2, \dots, \ell_k, x_k) \wedge \dots$
 $\text{Inv}(g, \ell_1, x_1, \dots, \ell_{k-1}, x_{k-1}, \ell^\dagger, x^\dagger) \wedge s(g, x^\dagger, g', \cdot) \rightarrow \text{Inv}(g', \ell_1, x_1, \dots, \ell_k, x_k)$
 (safe) $\text{Inv}(g, \ell_1, x_1, \dots, \ell_k, x_k) \wedge \text{err}(g, \ell_1, x_1, \dots, \ell_m, x_m) \rightarrow \text{false}$

Figure 6. Horn clause encoding for thread modularity at level k (where (ℓ_i, s, ℓ'_i) and (ℓ^\dagger, s, \cdot) refer to statement s on a thread from ℓ_i to ℓ'_i and, respectively, from ℓ^\dagger to some other location in the control flow graph)

Hoenicke et al. Thread Modularity at Many Levels. POPL'17

$$\left\{ R(g, p_{\sigma(1)}, l_{\sigma(1)}, \dots, p_{\sigma(k)}, l_{\sigma(k)}) \leftarrow \text{dist}(p_1, \dots, p_k) \wedge R(g, p_1, l_1, \dots, p_k, l_k) \right\}_{\sigma \in S_k} \quad (6)$$

$$R(g, p_1, l_1, \dots, p_k, l_k) \leftarrow \text{dist}(p_1, \dots, p_k) \wedge \text{Init}(g, l_1) \wedge \dots \wedge \text{Init}(g, l_k) \quad (7)$$

$$R(g', p_1, l'_1, \dots, p_k, l_k) \leftarrow \text{dist}(p_1, \dots, p_k) \wedge ((g, l_1) \xrightarrow{p_1} (g', l'_1)) \wedge R(g, p_1, l_1, \dots, p_k, l_k) \quad (8)$$

$$R(g', p_1, l_1, \dots, p_k, l_k) \leftarrow \text{dist}(p_0, p_1, \dots, p_k) \wedge ((g, l_0) \xrightarrow{p_0} (g', l'_0)) \wedge R\text{Conj}(0, \dots, k) \quad (9)$$

$$\text{false} \leftarrow \text{dist}(p_1, \dots, p_r) \wedge \left(\bigwedge_{j=1, \dots, m} (p_j = p_j \wedge (g, l_j) \in E_j) \right) \wedge R\text{Conj}(1, \dots, r) \quad (10)$$

Figure 4: Horn constraints encoding a homogeneous infinite system with the help of a k -indexed invariant. S_k is the symmetric group on $\{1, \dots, k\}$, i.e., the group of all permutations of k numbers; as an optimisation, any generating subset of S_k , for instance transpositions, can be used instead of S_k . In (10), we define $r = \max\{m, k\}$.

Hojjat et al. Horn Clauses for Communicating Timed Systems. HCVS'14

$$\begin{aligned} & \text{Init}(i, j, \bar{v}) \wedge \text{Init}(j, i, \bar{v}) \wedge \\ & \text{Init}(i, i, \bar{v}) \wedge \text{Init}(j, j, \bar{v}) \Rightarrow I_2(i, j, \bar{v}) \\ & I_2(i, j, \bar{v}) \wedge \text{Tr}(i, \bar{v}, \bar{v}') \Rightarrow I_2(i, j, \bar{v}') \quad (3) \\ & I_2(i, j, \bar{v}) \wedge \text{Tr}(j, \bar{v}, \bar{v}') \Rightarrow I_2(i, j, \bar{v}') \quad (4) \\ & I_2(i, j, \bar{v}) \wedge I_2(i, k, \bar{v}) \wedge I_2(j, k, \bar{v}) \wedge \\ & \text{Tr}(k, \bar{v}, \bar{v}') \wedge k \neq i \wedge k \neq j \Rightarrow I_2(i, j, \bar{v}') \quad (5) \\ & I_2(i, j, \bar{v}) \Rightarrow \neg \text{Bad}(i, j, \bar{v}) \end{aligned}$$

Figure 3: $VC_2(T)$ for two-quantifier invariants.

Gurfinkel et al. SMT-Based Verification of Parameterized Systems. FSE 2016


From Programs to Logic

Program

```

int x = 1;
int y = 0;
while (*) {
    x = x + y;
    y = y + 1;
}
assert(x ≥ y);
    
```


CFG



CHC

- ⟨1⟩ $p_0.$
- ⟨2⟩ $p_1(x, y) \leftarrow p_0, x = 1, y = 0.$
- ⟨3⟩ $p_2(x, y) \leftarrow p_1(x, y).$
- ⟨4⟩ $p_3(x, y) \leftarrow p_1(x, y).$
- ⟨5⟩ $p_1(x', y') \leftarrow p_2(x, y), x' = x + y, y' = y + 1.$
- ⟨6⟩ $p_4 \leftarrow (x \geq y), p_3(x, y).$
- ⟨7⟩ $p_{\text{err}} \leftarrow (x < y), p_3(x, y).$
- ⟨8⟩ $p_4 \leftarrow p_4.$
- ⟨9⟩ $\perp \leftarrow p_{\text{err}}.$

Spacer: Solving SMT-constrained CHC



Spacer: a solver for SMT-constrained Horn Clauses

- now part of Z3
 - <https://github.com/Z3Prover/z3> since commit 72c4780
 - use option `fixedpoint.engine=spacer`
- development version at <http://bitbucket.org/spacer/code>

Supported SMT-Theories

- Best-effort support for many SMT-theories
 - data-structures, bit-vectors, non-linear arithmetic
- Linear Real and Integer Arithmetic
- Quantifier-free theory of arrays
- *Universally quantified theory of arrays + arithmetic (work in progress)*

Support for Non-Linear CHC

- for procedure summaries in inter-procedural verification conditions
- for compositional reasoning: abstraction, assume-guarantee, thread modular, etc.

IC3, PDR, and Friends (1)

IC3: A SAT-based Hardware Model Checker

- Incremental Construction of Inductive Clauses for Indubitable Correctness
- A. Bradley: SAT-Based Model Checking without Unrolling. VMCAI 2011

PDR: Explained and extended the implementation

- Property Directed Reachability
- N. Eén, A. Mishchenko, R. K. Brayton: Efficient implementation of property directed reachability. FMCAD 2011

PDR with Predicate Abstraction (easy extension of IC3/PDR to SMT)

- A. Cimatti, A. Griggio, S. Mover, St. Tonetta: IC3 Modulo Theories via Implicit Predicate Abstraction. TACAS 2014
- J. Birgmeier, A. Bradley, G. Weissenbacher: Counterexample to Induction-Guided Abstraction-Refinement (CTIGAR). CAV 2014

IC3, PDR, and Friends (2)

GPDR: Non-Linear CHC with Arithmetic constraints

- Generalized Property Directed Reachability
- K. Hoder and N. Bjørner: Generalized Property Directed Reachability. SAT 2012

SPACER: Non-Linear CHC with Arithmetic

- fixes an incompleteness issue in GPDR and extends it with under-approximate summaries
- A. Komuravelli, A. Gurfinkel, S. Chaki: SMT-Based Model Checking for Recursive Programs. CAV 2014


PolyPDR: Convex models for Linear CHC

- simulating Numeric Abstract Interpretation with PDR
- N. Bjørner and A. Gurfinkel: Property Directed Polyhedral Abstraction. VMCAI 2015

ArrayPDR: CHC with constraints over Arithmetic + Arrays

- Required to model heap manipulating programs
- A. Komuravelli, N. Bjørner, A. Gurfinkel, K. L. McMillan: Compositional Verification of Procedural Programs using Horn Clauses over Integers and Arrays. FMCAD 2015

Generalizing from Bounded Proofs



Algorithm Overview

bounded
safety

Input: Safety problem $\langle \text{Init}(X), \text{Tr}(X, X'), \text{Bad}(X) \rangle$

$F_0 \leftarrow \text{Init} ; N \leftarrow 0$ **repeat**

G \leftarrow PDRMkSAFE($[F_0, \dots, F_N], \text{Bad}$)

if **G** = $[\]$ **then return** *Reachable*;

$\forall 0 \leq i \leq N \cdot F_i \leftarrow \mathbf{G}[i]$

$F_0, \dots, F_N \leftarrow \text{PDRPUSH}([F_0, \dots, F_N])$



if $\exists 0 \leq i < N \cdot F_i = F_{i+1}$ **then return** *Unreachable*;

$N \leftarrow N + 1 ; F_N \leftarrow \emptyset$



until ∞ ;

strengthen
result

Spacer/IC3/PDR In Pictures: MkSafe



Spacer/IC3/PDR in Pictures: Push




Algorithm Invariants

$$F_i \rightarrow \neg \text{Bad} \quad \text{Init} \rightarrow F_i$$

$$F_i \rightarrow F_{i+1} \quad F_i \wedge Tr \rightarrow F'_{i+1}$$

Inductive

Logic-based Algorithmic Verification



SV-COMP 2015

<http://sv-comp.sosy-lab.org/2015/>

4th Competition on Software Verification held at TACAS 2015

Goals

- Provide a snapshot of the state-of-the-art in software verification to the community.
- Increase the visibility and credits that tool developers receive.
- Establish a set of benchmarks for software verification in the community.


Participants:

- Over 22 participants, including most popular Software Model Checkers and Bounded Model Checkers

Benchmarks:

- C programs with error location (programs include pointers, structures, etc.)
- Over 6,000 files, each 2K – 100K LOC
- Linux Device Drivers, Product Lines, Regressions/Tricky examples
- <http://sv-comp.sosy-lab.org/2015/benchmarks.php>


Results for DeviceDriver category



Applications of SeaHorn at NASA

Absence of Buffer Overflows

- Open source auto-pilots
 - paparazzi and mnav autopilots
- Automatically instrument buffer accesses with runtime checks
- Use SeaHorn to validate that run-time checks never fail
 - slower than pure abstract interpretation
 - BUT, much more precise!




Verify Level 5 requirements of the LADEE software stack

- Manually encode requirements in Simulink model
- Verify that the requirements hold in auto-generated C

Memory safety of C++ controller code

- ongoing...



SeaHorn at a glance

Publicly Available (<http://seahorn.github.io>)
state-of-the-art Software Model Checker



Industrial-strength front-end based on Clang and LLVM

Advanced Abstract Interpretation engine: **Crab**

SMT-based verification engine: **Spacer**

Bit-precise Bounded Model Checker and Symbolic Execution

Executable Counter-Examples

A framework for research and application of logic-based verification

Current and Future Work

Precise Memory Analysis

- pointer / alias analysis for LLVM
- bug discovery using symbolic execution
- verification of buffer overflows, null-deref, memory safety
- specialized checkers / proof rules / verification conditions



Verification of Concurrent / Distributed / Parametrized Systems

- modular verification (per thread, per task, per node)
- scale to systems with large / unbounded interacting components

Scalability and Precision

- develop and implement new algorithms to increase scalability and/or precision
- effective modular reasoning / slicing / lemma learning
- bit-precise verification

References

Tools:

- SeaHorn: <http://seahorn.github.io/>

Papers:

- Blog: <http://seahorn.github.io/blog/>
- A. Gurfinkel, T. Kahsai, J.A. Navas: **Algorithmic logic-based verification**. SIGLOG News 2(2): 29-38 (2015)
- A. Gurfinkel, T. Kahsai, A. Komuravelli, J.A. Navas: **The SeaHorn Verification Framework**. CAV (1) 2015: 343-361
- A. Komuravelli, A. Gurfinkel, S. Chaki: **SMT-based model checking for recursive programs**. Formal Methods in System Design 48(3): 175-205 (2016)
- A. Gurfinkel, J.A. Navas: **A Context-Sensitive Memory Model for Verification of C/C++ Programs**. SAS 2017: 148-168
- C. Urban, A. Gurfinkel, T. Kahsai: **Synthesizing Ranking Functions from Bits and Pieces**. TACAS 2016: 54-70A.
- Gurfinkel, S. Chaki: **Boxes: A Symbolic Abstract Domain of Boxes**. SAS 2010: 287-303

?

?



?



?

?

?

2000 started PhD in MC at UofT 
 multi-valued model checking

2006 SMC Yasm: safety, liveness,
 multi-valued abstraction for MC

2010 Boxes abstract domain (SAS'10)



2012 UFO: MC + AI: SAS'12



UFO

CPA✓

SMACK

SV-COMP

2015 SeaHorn: MC (Spacer) and AI (Crab)



SLAM
`if(node->l) i += visitProc_end(node);`

BLAST

VMCAI

CBMC

VMCAI'06

