SeaHorn: Software Model Checking with SMT and AI

Arie Gurfinkel



Department of Electrical and Computer Engineering University of Waterloo Waterloo, Ontario, Canada


http://ece.uwaterloo.ca/~agurfink

[©] based on work with Teme Kahsai, Jorge Navas, Anvesh Komuravelli, Jeffrey Gennari, Ed Schwartz, and many others



Automated (Software) Verification

Program and/or model





Alan M. Turing. 1936: "Undecidable"

Alan M. Turing. "Checking a large routine" 1949

How can one check a routine in the sense of making sure that it is right?

programmer should make a number of definite assertions which can be checked individually, and from which the correctness of the whole programme easily follows.

Automated Software Analysis

Model Checking





[Clarke and Emerson, 1981]



[Queille and Sifakis, 1982]

Abstract Interpretation






[Cousot and Cousot, 1977]

Symbolic Execution



[King, 1976]



http://seahorn.github.io



Temesghen Kahsai (Amazon)

Jorge Navas (SRI)







Automated Verification

Deductive Verification


- A user provides a program and a verification certificate
 - e.g., inductive invariant, pre- and post-conditions, function summaries, etc.
- A tool automatically checks validity of the certificate
 - this is not easy! (might even be undecidable)
- Verification is manual but machine certified

Algorithmic Verification

- A user provides a program and a desired specification
 - e.g., program never writes outside of allocated memory
- A tool automatically checks validity of the specification
 - and generates a verification certificate if the program is correct
 - and generates a counterexample if the program is not correct
- Verification is completely automatic "push-button"




Algorithmic Logic-Based Verification






SeaHorn Usage

Example: in test.c, check that x is always greater than or equal to y test.c



SeaHorn Workflow





SeaHorn workflow components

Code Under Analysis (CUA)

• code being analyzed. Device driver, component, library, etc.

Verification Environment

- stubs for the environment with which CUA interacts
- e.g., libc, memcpy, malloc, OS system calls, user input, socket, file, ...

Property Checker

- static instrumentation of a program with a monitor that indicates when an error has happened
- similar to dynamic sanitizers, but can use verifier-specific API to perform symbolic actions
- property spec is specific to a property checker

Verification Problem

• a prepared instance of program with embedded assertions, potentially simplified by abstracting away irrelevant parts of execution

Test Gen

 generates a test harness that includes all stubs and stimuli to guide CUA to a property failure discovered by the verifier



Developing a Static Property Checker

A static property checker is similar to a dynamic checker

- e.g., clang sanitizer (address, thread, memory, etc.)
- A significant development effort for each new property
 - new specialized static analyses to rule out trivial cases
 - different instrumentations have affect on performance

Developed by a domain expert

- understanding of verification techniques is useful (but not required)
- 3-6 month effort for a new property
 - but many things can be reused between similar properties
 - e.g., memory safety, null-dereference, taint checking, use-after-free, etc.

SeaHorn property checkers:

- memory safety (out of bound uses, null pointer)
 - ongoing work to improve scalability and usability
- taint analysis (being developed by Princeton)






DEMO



Architecture of Seahorn





Crab Abstract Interpretation Library

Crab – Cornucopia of Abstract Domains

- Numerical domains (intervals, zones, boxes)
- 3rd party domains (apron, elina)
- arrays, uninterpreted functions, null, pointer



Language independent core with plugins for LLVM bitcode

- fixedpoint engine
- widening / narrowing strategies
- crab-llvm : integrates LLVM optimizations and analysis of LLVM bitcode

Support for inter-procedural analysis

• pre-, post-conditions, function summaries

Extensible, publicly available on GitHub, open C++ API



Crab Abstract Domains

Numerical Domains

- interval with congruence: 0 <= x <= 10 && x mod 2 == 0
- zone: x y <= k
- non-convex
 - DisIntervals: $x \le -1 || x \ge 1$
 - Boxes: Boolean combinations of intervals

Symbolic Domains

- numeric domains extended with uninterpreted functions
- 0 <= x <= 10 & y == f(...) & z == $f(...) \rightarrow 0$ <= x <= 10 & y = z

Array Domains


- array smashing: common properties of all array cells
- array graph domain:

Domains from Apron and Elina 3rd party libraries

• octagons, polyhedra, etc.



Architecture of Crab and Crab-Llvm





https://github.com/seahorn/crab-llvm

SeaHorn Memory Model

Block-based memory model

- each allocation (malloc/alloca/etc) creates a new object
- a pointer is a pair (id,off), called cell, where id is an object identifier and off is a positive numeric offset
- similar to the C memory model

Abstract Memory Model

- the number of allocation regions is finite
- allocation site is used as an object identifier
- custom pointer-analysis is used to approximate abstract points to graph

Pointer Analysis: Sea-DSA

- unification-based (like LLVM-DSA)
- context-, field-, and array-sensitive



SeaHorn Philosophy

Build a state-of-the-art Software Model Checker

- useful to "average" users
 - user-friendly, efficient, trusted, certificate-producing, ...
- useful to researchers in verification
 - modular design, clean separation between syntax, semantics, and logic, ...

Stand on the shoulders of giants

- reuse techniques from compiler community to reduce verification effort
 - SSA, loop restructuring, induction variables, alias analysis, ...
 - static analysis and abstract interpretation
- reduce verification to logic
 - verification condition generation
 - Constrained Horn Clauses

Build reusable logic-based verification technology

• "SMT-LIB" for program verification



Logic-based Program Verification

Low-Level Bounded Model Checking (BMC)

- decide whether a low level program/circuit has an execution of a given length that violates a safety property
- effective decision procedure via encoding to propositional SAT

High-Level (Word-Level) Bounded Model Checking


- decide whether a program has an execution of a given length that violates a safety property
- efficient decision procedure via encoding to SMT

What is an SMT-like equivalent for Safety Verification?

- Logic: SMT-Constrained Horn Clauses
- Decision Procedure: Spacer / GPDR
 - extend IC3/PDR algorithms from Hardware Model Checking



Inductive Invariants




System S is safe iff there exists an inductive invariant Inv:

- Initiation: Initial \subseteq Inv
 - **Safety:** Inv \cap Bad = \emptyset
- Consecution: TR(Inv) ⊆ Inv i.e., if s ∈ Inv and s~t

then $t \in Inv$



Inductive Invariants



System S is safe iff there exists an inductive invariant Inv:

- Initiation: Initial \subseteq Inv
 - Safety: Inv \cap Bad = \emptyset
- Consecution: TR(Inv) ⊆ Inv i.e., if s ∈ Inv and s~t

then $t \in Inv$

System S is safe if Reach \cap **Bad =** \emptyset



Symbolic Reachability Problem

P = (V, Init, Tr, Bad)

P is UNSAFE if and only if there exists a number *N* s.t.

$$Init(X_0) \land \left(\bigwedge_{i=0}^{N-1} Tr(X_i, X_{i+1})\right) \land Bad(X_N) \not\Rightarrow \bot$$

P is SAFE if and only if there exists a safe inductive invariant Inv s.t.

$$Init \Rightarrow Inv
 Inv(X) \land Tr(X, X') \Rightarrow Inv(X')
 Inv \Rightarrow \neg Bad
 Safe$$



Constrained Horn Clauses (CHC)

A Constrained Horn Clause (CHC) is a FOL formula of the form

$$\forall V . (\phi \land p_1[X_1] \land ... \land p_n[X_n] \rightarrow h[X]),$$

where

- A is a background theory (e.g., Linear Arithmetic, Arrays, Bit-Vectors, or combinations of the above)
- ϕ is a constrained in the background theory A
- p_1, \ldots, p_n , h are n-ary predicates
- p_i[X] is an application of a predicate to first-order terms



Horn Clauses for Program Verification

 $e_{out}(x_0, w, e_o)$, which is an entry point into successor edges. with the edges are formulated as follows:

 $p_{init}(x_0, \boldsymbol{w}, \bot) \leftarrow x = x_0 \quad \text{where } x \text{ occurs in } \boldsymbol{w}$ $p_{exit}(x_0, ret, \top) \leftarrow \ell(x_0, \boldsymbol{w}, \top) \quad \text{for each label } \ell, \text{ and } re$ $p(x, ret, \bot, \bot) \leftarrow p_{exit}(x, ret, \bot)$ $p(x, ret, \bot, \top) \leftarrow p_{exit}(x, ret, \top)$ $\ell_{out}(x_0, \boldsymbol{w}', e_o) \leftarrow \ell_{in}(x_0, \boldsymbol{w}, e_i) \land \neg e_i \land \neg wlp(S, \neg(e_i = v))$

De Angelis et al. Verifying Array Programs by Transforming Verification Conditions. VMCAI'14 Weakest Preconditions If we apply Boogie directly we obtain a translation from programs to Horn logic using a weakest liberal pre-condition calculus [26]:

$$\begin{aligned} \mathsf{ToHorn}(program) &:= wlp(Main(), \top) \land \bigwedge_{decl \in program} \mathsf{ToHorn}(decl) \\ \mathsf{ToHorn}(def \ p(x) \ \{S\}) &:= wlp \left(\begin{array}{c} \mathsf{havoc} \ x_0; \mathsf{assume} \ x_0 = x; \\ \mathsf{assume} \ p_{pre}(x); S, \ p(x_0, ret) \end{array} \right) \\ wlp(x &:= E, Q) &:= let \ x = E \ in \ Q \\ wlp((if \ E \ then \ S_1 \ else \ S_2), Q) &:= wlp(((\mathsf{assume} \ E; S_1) \Box(\mathsf{assume} \ \neg E; S_2)), Q) \\ wlp((S_1 \Box S_2), Q) &:= wlp(S_1, Q) \land wlp(S_2, Q) \\ wlp(S_1; S_2, Q) &:= wlp(S_1, wlp(S_2, Q)) \\ wlp(\mathsf{havoc} \ x, Q) &:= \forall x \ . \ Q \\ wlp(\mathsf{assume} \ \varphi, Q) &:= \varphi \land Q \\ wlp(\mathsf{assume} \ \varphi, Q) &:= \varphi \rightarrow Q \\ wlp((\mathsf{while} \ E \ \mathsf{do} \ S), Q) &:= inv(w) \land \\ \forall w \ . \left(\begin{array}{c} ((inv(w) \land E) \ \rightarrow \ wlp(S, inv(w))) \\ \land ((inv(w) \land \neg E) \ \rightarrow \ Q) \end{array} \right) \end{aligned}$$

To translate a procedure call $\ell : y := q(E); \ell'$ within a procedure p, create ne clauses:

= T + 1, V = U + 1

$$p(\boldsymbol{w}_0, \boldsymbol{w}_4) \leftarrow p(\boldsymbol{w}_0, \boldsymbol{w}_1), call(\boldsymbol{w}_1, \boldsymbol{w}_2), q(\boldsymbol{w}_2, \boldsymbol{w}_3), return(\boldsymbol{w}_1, \boldsymbol{w}_3, \boldsymbol{w}_4)$$

$$q(\boldsymbol{w}_2, \boldsymbol{w}_2) \leftarrow p(\boldsymbol{w}_0, \boldsymbol{w}_1), call(\boldsymbol{w}_1, \boldsymbol{w}_2)$$

$$call(\boldsymbol{w}, \boldsymbol{w}') \leftarrow \pi = \ell, x' = E, \pi' = \ell_{q_{init}}$$

$$return(\boldsymbol{w}, \boldsymbol{w}', \boldsymbol{w}'') \leftarrow \pi' = \ell_{q_{exit}}, \boldsymbol{w}'' = \boldsymbol{w}[ret'/y, \ell'/\pi]$$

Bjørner, Gurfinkel, McMillan, and Rybalchenko:

Horn Clause Solvers for Program Verification



Horn Clauses for Concurrent / Distributed / **Parameterized Systems**

For assertions
$$R_1, \ldots, R_N$$
 over V and E_1, \ldots, E_N over V, V' ,

$$CM1: init(V) \rightarrow R_i(V)$$

$$CM2: R_i(V) \land \rho_i(V, V') \rightarrow R_i(V')$$

$$CM3: (\bigvee_{i \in 1..N \setminus \{j\}} R_i(V) \land \rho_i(V, V')) \rightarrow E_j(V, V')$$

$$CM4: R_i(V) \land E_i(V, V') \land \rho_i^{=}(V, V') \rightarrow R_i(V')$$

$$CM5: R_1(V) \land \cdots \land R_N(V) \land error(V) \rightarrow false$$

multi-threaded program P is safe

Rybalchenko et al. Synthesizing Software Verifiers from Proof Rules, PLDI'12

$$\left\{ R(\mathsf{g},\mathsf{p}_{\sigma(1)},\mathsf{l}_{\sigma(1)},\ldots,\mathsf{p}_{\sigma(k)},\mathsf{l}_{\sigma(k)}) \leftarrow dist(\mathsf{p}_1,\ldots,\mathsf{p}_k) \land R(\mathsf{g},\mathsf{p}_1,\mathsf{l}_1,\ldots,\mathsf{p}_k,\mathsf{l}_k) \right\}_{\sigma \in S_k}$$
(6)

$$R(\mathbf{g}, \mathbf{p}_1, \mathbf{l}_1, \dots, \mathbf{p}_k, \mathbf{l}_k) \leftarrow dist(\mathbf{p}_1, \dots, \mathbf{p}_k) \wedge Init(\mathbf{g}, \mathbf{l}_1) \wedge \dots \wedge Init(\mathbf{g}, \mathbf{l}_k)$$
(7)

$$R(\mathbf{g}',\mathbf{p}_1,\mathbf{l}_1',\ldots,\mathbf{p}_k,\mathbf{l}_k) \leftarrow dist(\mathbf{p}_1,\ldots,\mathbf{p}_k) \wedge \left((\mathbf{g},\mathbf{l}_1) \xrightarrow{\mathbf{p}_1} (\mathbf{g}',\mathbf{l}_1')\right) \wedge R(\mathbf{g},\mathbf{p}_1,\mathbf{l}_1,\ldots,\mathbf{p}_k,\mathbf{l}_k)$$
(8)

$$R(\mathbf{g}',\mathbf{p}_1,\mathbf{l}_1,\ldots,\mathbf{p}_k,\mathbf{l}_k) \leftarrow dist(\mathbf{p}_0,\mathbf{p}_1,\ldots,\mathbf{p}_k) \wedge \left((\mathbf{g},\mathbf{l}_0) \xrightarrow{\mathbf{p}_0} (\mathbf{g}',\mathbf{l}'_0)\right) \wedge RConj(0,\ldots,k)$$
(9)

$$false \leftarrow dist(\mathbf{p}_1, \dots, \mathbf{p}_r) \land \Big(\bigwedge_{j=1,\dots,m} (\mathbf{p}_j = p_j \land (\mathbf{g}, \mathbf{I}_j) \in E_j)\Big) \land RConj(1,\dots,r)$$
(10)

Figure 4: Horn constraints encoding a homogeneous infinite system with the help of a k-indexed invariant. S_k is the symmetric group on $\{1, \ldots, k\}$, i.e., the group of all permutations of k numbers; as an optimisation, any generating subset of S_k , for instance transpositions, can be used instead of S_k . In (10), we define $r = \max\{m, k\}$.

Hojjat et al. Horn Clauses for Communicating Timed Systems. HCVS'14

$$Init(i, j, \overline{v}) \land Init(j, i, \overline{v}) \land$$

$$Init(i, i, \overline{v}) \land Init(j, j, \overline{v}) \Rightarrow I_{2}(i, j, \overline{v})$$

$$I_{2}(i, j, \overline{v}) \land Tr(i, \overline{v}, \overline{v}') \Rightarrow I_{2}(i, j, \overline{v}') \qquad (3)$$

$$I_{2}(i, j, \overline{v}) \land Tr(i, \overline{v}, \overline{v}') \Rightarrow I_{2}(i, j, \overline{v}') \qquad (4)$$

$$I_2(i,j,\overline{v}) \wedge Tr(j,\overline{v},\overline{v}') \Rightarrow I_2(i,j,\overline{v}')$$
(4)

$$I_{2}(i, j, \overline{v}) \wedge I_{2}(i, k, \overline{v}) \wedge I_{2}(j, k, \overline{v}) \wedge$$

$$Tr(k, \overline{v}, \overline{v}') \wedge k \neq i \wedge k \neq j \Rightarrow I_{2}(i, j, \overline{v}')$$

$$I_{2}(i, j, \overline{v}) \Rightarrow \neg Bad(i, j, \overline{v})$$
(5)

Figure 3:
$$VC_2(T)$$
 for two-quantifier invariants.

Gurfinkel et al. SMT-Based Verification of Parameterized Systems. FSE 2016

(initial)
(initial)
(initial)
(inductive)

$$Inv(g, \ell_1, x_1, \dots, \ell_i, x_i, \dots, \ell_k, x_k) \wedge s(g, x_i, g', x'_i) \rightarrow Inv(g', \ell_1, x_1, \dots, \ell'_i, x'_i, \dots, \ell_k, x_k)$$
(non-interference)

$$Inv(g, \ell_1, x_1, \dots, \ell_k, x_k) \wedge Inv(g, \ell^{\dagger}, x^{\dagger}, \ell_2, x_2, \dots, \ell_k, x_k) \wedge \vdots$$

$$Inv(g, \ell^{\dagger}, x^{\dagger}, \ell_2, x_2, \dots, \ell_k, x_k) \wedge s(g, x^{\dagger}, g', \cdot) \rightarrow Inv(g', \ell_1, x_1, \dots, \ell_k, x_k)$$
(safe)


$$Inv(g, \ell_1, x_1, \dots, \ell_k, x_k) \wedge \operatorname{err}(g, \ell_1, x_1, \dots, \ell_m, x_m) \rightarrow false$$

Figure 6. Horn clause encoding for thread modularity at level k (where (ℓ_i, s, ℓ'_i) and $(\ell^{\dagger}, s, \cdot)$ refer to statement s on at from ℓ_i to ℓ'_i and, respectively, from ℓ^{\dagger} to some other location in the control flow graph)



Hoenicke et al. Thread Modularity at Many Levels, POPL'17

From Programs to Logic





Spacer: Solving SMT-constrained CHC

Spacer: a solver for SMT-constrained Horn Clauses

- now part of Z3
 - <u>https://github.com/Z3Prover/z3</u> since commit 72c4780
 - use option fixedpoint.engine=spacer
- development version at <u>http://bitbucket.org/spacer/code</u>


Supported SMT-Theories

- Best-effort support for many SMT-theories
 - data-structures, bit-vectors, non-linear arithmetic
- Linear Real and Integer Arithmetic
- Quantifier-free theory of arrays
- Universally quantified theory of arrays + arithmetic (work in progress)

Support for Non-Linear CHC

- for procedure summaries in inter-procedural verification conditions
- for compositional reasoning: abstraction, assume-guarantee, thread modular, etc.





IC3, PDR, and Friends (1)

IC3: A SAT-based Hardware Model Checker

- Incremental Construction of Inductive Clauses for Indubitable Correctness
- A. Bradley: SAT-Based Model Checking without Unrolling. VMCAI 2011

PDR: Explained and extended the implementation

- Property Directed Reachability
- N. Eén, A. Mishchenko, R. K. Brayton: Efficient implementation of property directed reachability. FMCAD 2011

PDR with Predicate Abstraction (easy extension of IC3/PDR to SMT)

- A. Cimatti, A. Griggio, S. Mover, St. Tonetta: IC3 Modulo Theories via Implicit Predicate Abstraction. TACAS 2014
- J. Birgmeier, A. Bradley, G. Weissenbacher: Counterexample to Induction-Guided Abstraction-Refinement (CTIGAR). CAV 2014



IC3, PDR, and Friends (2)

GPDR: Non-Linear CHC with Arithmetic constraints

- Generalized Property Directed Reachability
- K. Hoder and N. Bjørner: Generalized Property Directed Reachability. SAT 2012

SPACER: Non-Linear CHC with Arithmetic

- fixes an incompleteness issue in GPDR and extends it with under-approximate summaries
- A. Komuravelli, A. Gurfinkel, S. Chaki: SMT-Based Model Checking for Recursive Programs. CAV 2014

PolyPDR: Convex models for Linear CHC


- simulating Numeric Abstract Interpretation with PDR
- N. Bjørner and A. Gurfinkel: Property Directed Polyhedral Abstraction. VMCAI 2015

ArrayPDR: CHC with constraints over Airthmetic + Arrays

- Required to model heap manipulating programs
- A. Komuravelli, N. Bjørner, A. Gurfinkel, K. L. McMillan:Compositional Verification of Procedural Programs using Horn Clauses over Integers and Arrays. FMCAD 2015



Generalizing from Bounded Proofs





Algorithm Overview

bounded safety

Input: Safety problem $\langle Init(X), Tr(X, X'), Bad(X) \rangle$

 $F_0 \leftarrow Init; N \leftarrow 0$ repeat

 $\mathbf{G} \leftarrow \text{PdrMkSafe}([F_0, \dots, F_N], Bad)$

if $\mathbf{G} = []$ then return *Reachable*; $\forall 0 \leq i \leq N \cdot F_i \leftarrow \mathbf{G}[i]$

$$F_0, \ldots, F_N \leftarrow \text{PdrPush}([F_0, \ldots, F_N])$$


if $\exists 0 \leq i < N \cdot F_i = F_{i+1}$ then return Unreg hable;


 $| N \leftarrow N + 1; F_N \leftarrow \emptyset$ until ∞ ; strengthen result



Spacer/IC3/PDR In Pictures: MkSafe











Spacer/IC3/PDR in Pictures: Push





Push

Logic-based Algorithmic Verification





SV-COMP 2015

4th Competition on Software Verification held at TACAS 2015

Goals

- Provide a snapshot of the state-of-the-art in software verification to the community.
- Increase the visibility and credits that tool developers receive.
- Establish a set of benchmarks for software verification in the community.

Participants:


 Over 22 participants, including most popular Software Model Checkers and Bounded Model Checkers

Benchmarks:

- C programs with error location (programs include pointers, structures, etc.)
- Over 6,000 files, each 2K 100K LOC
- Linux Device Drivers, Product Lines, Regressions/Tricky examples
- <u>http://sv-comp.sosy-lab.org/2015/benchmarks.php</u>



Results for DeviceDriver category





Applications of SeaHorn at NASA

Absence of Buffer Overflows

- Open source auto-pilots
 - paparazzi and mnav autopilots



- Automatically instrument buffer accesses with runtime checks
- Use SeaHorn to validate that run-time checks never fail
 - slower than pure abstract interpretation
 - BUT, much more precise!

Verify Level 5 requirements of the LADEE software stack

- Manually encode requirements in Simulink model
- Verify that the requirements hold in auto-generated C

Memory safety of C++ controller code

• ongoing...





SeaHorn at a glance

Publicly Available (<u>http://seahorn.github.io</u>) state-of-the-art Software Model Checker

Industrial-strength front-end based on Clang and LLVM



SMT-based verification engine: Spacer

Bit-precise Bounded Model Checker and Symbolic Execution

Executable Counter-Examples

A framework for research and application of logic-based verification





Current and Future Work

Precise Memory Analysis

- pointer / alias analysis for LLVM
- bug discovery using symbolic execution
- verification of buffer overflows, null-deref, memory safety
- specialized checkers / proof rules / verification conditions



Verification of Concurrent / Distributed / Parametrized Systems

- modular verification (per thread, per task, per node)
- scale to systems with large / unbounded interacting components

Scalability and Precision

- develop and implement new algorithms to increase scalability and/or precision
- effective modular reasoning / slicing / lemma learning
- bit-precise verification



References

Tools:

SeaHorn: <u>http://seahorn.github.io/</u>

Papers:

- Blog: http://seahorn.github.io/blog/
- A. Gurfinkel, T. Kahsai, J.A. Navas: Algorithmic logic-based verification. SIGLOG News 2(2): 29-38 (2015)
- A. Gurfinkel, T. Kahsai, A. Komuravelli, J.A. Navas: The SeaHorn Verification Framework. CAV (1) 2015: 343-361
- A. Komuravelli, A. Gurfinkel, S. Chaki: SMT-based model checking for recursive programs. Formal Methods in System Design 48(3): 175-205 (2016)
- A. Gurfinkel, J.A. Navas: A Context-Sensitive Memory Model for Verification of C/C++ Programs. SAS 2017: 148-168
- C. Urban, A. Gurfinkel, T. Kahsai: **Synthesizing Ranking Functions from Bits and Pieces**. TACAS 2016: 54-70A.
- Gurfinkel, S. Chaki: Boxes: A Symbolic Abstract Domain of Boxes. SAS 2010: 287-303



?

?





???



started PhD in MC at UofT 2000 multi-valued model checking 2006 SMC Yasm: safety, liveness, multi-valued abstraction for MC

2010 Boxes abstract domain (SAS'10)

2012





2015 SeaHorn: MC (Spacer) and AI (Crab)










UFO





 \mathcal{Q}_3

 \mathcal{D}_{c}

SV-COMP

42